AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE Guida Utente Pagina 109

  • Scaricare
  • Aggiungi ai miei manuali
  • Stampa
  • Pagina
    / 120
  • Indice
  • SEGNALIBRI
  • Valutato. / 5. Basato su recensioni clienti
Vedere la pagina 108
Virtex-5 FPGA Integrated Endpoint Block www.xilinx.com 109
UG197 (v1.5) July 22, 2009
R
Glossary
Click on a letter, or scroll down to view the entire glossary. The PCI Express Base 1.1
Specification also includes a Terms and Acronyms section.
8 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
8
8B/10B Encoding
An encoding method used for encoding 8-bit data bytes as 10-bit
Transmission Characters to acheive the following: bit synchronization,
DC balance, a simplified design for receivers and transmitters,
improved error detection, and easy identification of control
characters. An example is shown below. For illustration purposes, the
10-bit code is shown only for RD+ (positive running disparity).
A
AER
Advanced Error Reporting.
Data Byte 8B/10B
00 0000 0000 011000 1011
01 0000 0001 100010 1011
02 0000 0010 010010 1011
04 0000 0101 001010 1011
07 0000 0111 000111 0100
08 0000 1000 000110 1011
0F 0000 1111 101000 1011
F0 1111 0000 100100 1110
FF 1111 1111 010100 1110
Vedere la pagina 108
1 2 ... 104 105 106 107 108 109 110 111 112 113 114 ... 119 120

Commenti su questo manuale

Nessun commento